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Abstract: Predictor-corrector continuation methods for characterizing the voltage-current (V, I) behavior of semicon- 
ductor devices are presented. Numerical simulations of some complex CMOS structures demonstrate the efficacy of 
continuation methods; in particular, it is possible to accurately determine the limit points of certain (V, I) curves, 
corresponding to latchup triggering and holding points. Continuation techniques, coupled with grid adaption, provide 
substantial improvement in computational efficiency over previous approaches and are well suited to deal with 
multivalued current responses. 
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1. Introduction 
Numerical device simulators have been used to analyze semiconductor devices for a number of 
years. The original focus was to determine the terminal currents I as a function of the terminal 
voltages V for bipolar and MOS field-effect transistors. Recently, much more complicated 
structures involving the cross-section of several transistors and parasitic circuit elements have 
been simulated. 
Latchup phenomenon in CMOS technology, which involves the activation of a parasitic pnpn 
device formed where complementary n- and p-channel transistors are in close proximity, is one 
of a number of difficult problems. A typical device structure exhibiting latchup is non-planar at 
the surface and quite large (see Fig. 1); another complication is the possibly multivalued nature 
of terminal currents as a function of terminal voltages (and vice versa). Static latchup analysis 
tries to estimate the terminal voltages and currents at limit points, where dV/dl= 0, of (I’, Z) 
curves. It is crucial to determine these points, the triggering and holding points, in an automatic 
fashion since the design of a latchup-free CMOS structure involves a number of such characteri- 
zations. 
The application of continuation methods to the static device equations is natural idea, and has 
been considered by a number of authors [19,30,5,13]. Here, we will describe our particular 
methods. Note that, although the numerical results presented later are from CMOS latchup 
problems, the same methods are applicable to the study of transistors, power devices, and 
avalanche snap-back effects. 
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Fig. 1. Two-dimensional cross-section of a twin-tub, epitaxial substrate CMOS process where latchup might occur. 
Nominal bias voltages are shown on the contacts to the device. L, and L, represent the distances from the n+ and 
p+ source/drains respectively to the edge of tubs. The specific structure shown was constructed using two-dimensional 
process simulation and has an 8 pm thick epitaxial layer (as grown) and L, = L, = 4.5pm. The contour lines refer to 
net absolute impurity concentrations of 0 (junctions), 1016 and 10” cmP3. 
In Section 2, the static semiconductor equations are introduced and the underlying grid-con- 
struction and discretization procedures are mentioned. A predictor-corrector continuation 
method tailored to device simulation is presented in Section 3. In Section 4, 
complex CMOS structures exhibiting latchup effects are described. Finally, 
conclusions. 
2. The equations and their discretization 
simulation results for 
Section 5 offers some 
A general class of semiconductor problems can be modeled by the following equations: 
v. (W$> = -q(p - n + N), (1) 
(2) 
Wdv-J, = R,, (3) 
where 4, n, and p represent the electrostatic potential and electron and hole concentrations, 
respectively [31]; in addition, q, c, N, R,, and R, are the magnitude of electronic charge, the 
dielectric permittivity, the intrinsic charge concentration, and the net electron and hole recombi- 
nation rates, respectively. In oxide regions, (l)-(3) are replaced by Laplace’s equation 
v. (QV$) = 0. (4) 
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The electron and hole current densities, J, and Jp, in (2) and (3) are defined as: 
J, = -qp,,nV I/J - i AE, 
i 
+ qD,,vn , 
where p,, and pp are the electron and hole mobilities, D, and Dp are the electron and hole 
diffusivities, and AE, and AE, are position-dependent changes in conduction and valence-band 
energies used to account for heavy doping effects, respectively. Note that the underlying spatial 
domain is assumed to be two-dimensional although many of the techniques discussed below are 
not restricted to two dimensions. 
Equations (l)-(6) are often rewritten in terms of other dependent variables (e.g., quasi-Fermi 
levels), which may have advantages in some circumstances [7,18]; however, in our computations, 
the ($, n, p) variables have been used. We employ the DeMari scaling of variables for (l)-(6) 
[15,14]. The physical models used in (l)-(6) are mentioned in [13]. 
Equations (l)-(6) must be discretized taking into account the nonrectangular spatial domain. 
Triangular grids seem well suited for our purposes [16,25]. These grid are capable of resolving 
critical regions within a device while maintaining a lower density of points in other areas (as 
opposed to tensor-product grids). 
The procedure used to generate a grid is similar to that described in [25], which was motivated 
by Bank’s PLTMG package [3]. A coarse grid is first constructed from a device “skeleton”, 
which can be generated by, say, a process simulator. The skeleton must contain enough 
information to describe the topography of the device, and it is also beneficial to delineate 
junctions. The coarse grid is then refined, using the triangle subdivision suggested in [8,3], based 
on gradients in the doping profile, and steps are taken to avoid problems reported with 
uncompensated obtuse triangles [24]. Furthermore, the minimum element size is limited to be 
some constant y times the local Debye length, that is, 
[ 1 
l/2 
Ax>,y eyf , 
which assures that each junction is refined proportional to the local curvature in +. A typical 
grid thus generated is shown in Fig. 2. 
Given then this initial triangular grid, (l)-(6) are discretized using a generalization of the 
Scharfetter-Gummel upwinding scheme [29] derived using the box method [7,25,13]. (This 
amounts to applying a standard box method to the elliptic equations, (1) and (4).) Additionally, 
it is common to couple in parasitic circuit elements, such as a network of linear resistors and 
capacitors representing a contact, at the terminals. This augments (l)-(6) by including some 
Kirchhoff equations involving nodal voltages u E IR”’ and a subset, $r E R”*, of the discrete 4 
values at the boundary segments corresponding to the terminals; these linear equations are of the 
form (see, for example, [11,12]): 
where ME lR~“1+“2~x~“1+“2~ and the source terms s arises from the applied terminal voltages. 
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Fig. 2. Typical triangular grid for the device structure in Fig. 1. This grid has about 1850 points and was generated 
using refinement on doping gradients. 
Solutions to the discretized (l)-(6) and (8) are then computed at a starting bias condition. 
Although the initial grid is generally sufficient for this and many other applied bias conditions, 
we have found grid adaption to be necessary in the high-level injection regime where latchup 
takes place. Therefore, as the boundary conditions for the discretized (l)-(6) and (8) are varied, 
the grid is refined and coarsened based on estimates of the error in the computed approximation 
to the solution. Since (l)-(6) and (8) are driven primarily by V$ and the approximation to V$ 
is only first order in the mesh spacing, it suffices to monitor the error in (1) in many applications. 
The method introduced by Bank and Weiser [9,2] has proven effective and relatively inexpensive; 
it is necessary to solve a 3 x 3 linear system for the coefficients of quadratic “bump” basis 
functions on each triangle, after the final Newton iteration for the discretized (l)-(6) and (8). 
(This approach will be described in more detail in [21].) Also note that there is a grid-orientation 
effect with the Scharfetter-Gummel discretization [29] so it is sometimes advantageous to also 
reorient the grid [13]. 
3. Continuation methods for device characterization 
Let V’E R and I E [w be a terminal voltage and current, respectively, and let z E R” represent 
the solution vector associated with the discretized (l)-(6) and (8). Note that I is a function of z 
and V since it arises from a discrete form of # J- n and possibly circuit equations. The object is 
to compute I as a function of V E [V-, V’] by adaptively choosing steps in V so that 1 changes 
smoothly. Since I may be a multivalued function of V, let us consider predictor-corrector 
continuation schemes for computing (V, I) curves [17,27]. 
The discretized (l)-(6) and (8) can be parameterized by arc-length s to yield a nonlinear 
system 
f(z(s), V(s)) = 0 E R”. (9) 
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Predictor-corrector schemes are motivated by differentiating (9) with respect to s (denoted by 
dots) to obtain 
f’i(s) + $ I+) = 0, (IO) 
II 4s) 11: + I J+) I 2 = 1, 01) 
where f’ = (af/dz) E Rnx”. In practice, (11) is replaced by some approximation, for example 
$(z,+~ -z;) + c(v,+l - y.) - Au, = 0, 
so (9) is actually parameterized by pseudo-arc-length cr. 
A pseudo-arc-length predictor-corrector scheme starts with a given solution point 
corresponding to some a,, where z, = z( uj) and V, = V( uj). The associated unit tangent 
can be computed since (10) implies 
ii= -(f,‘) 
-1 af 
( 1 
g7 .c 
J 
and (11) provides a normalization. The next solution point for a,,, = uj + Au,, given 
predicted by, say, forward Euler 
(12) 
(13) 
Au,, is 
(14) 
Using ('j+l,O, V,+I,O> as an initial guess, a Newton-like method is then applied to a corrector 
system of the form 
f(zJ+,T y+,) = 0, (15) 
N(z,+l, y+l; Au,) = 0 E R, 06) 
obtained from (9) and an approximate form of (11). Note that V is a dependent variable in this 
approach, rather than being the independent variable. One choice for N is given by (12) which, 
under appropriate hypotheses, ensures the nonsingularity of the Jacobian of (15) and (16) for 
sufficiently small Au/-, even at simple limit points where vi= 0, f’ has rank n - 1, and 
(i3f/W) CZ range( f ‘) [17]. Such schemes have proven effective for tracing (V, z(V)) curves and 
limit-point computations. 
For device simulation, the goal is to trace (V, I(z( V), V)) curves, rather than (V, z(V)) 
curves. Since I: IFin+’ - !R, it is then natural to redefine the arc-length condition by 
1 i(s) I 2 + I t-(s) I 2 = 1, (17) 
where s is now the (V, I( z( I’), I’))-arc-length parameter [19]. The natural analog of (16) is 
N(Ij+l> ?+I; Au,) =O> (18) 
where N is some approximation to (17), IJ+1 = I(z(uj+,), V,+l(uj+,)), and u is the correspond- 
ing pseudo-arc-length parameter. Some obvious choices for iV( I,, y.) are 
&=ei,(l-I,)+(24)I$(V- y)-Au,; (19) 
N2=(1-1j)2+(V-I$)2-(Auj)2 (20) 
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and the obvious generalization of Rheinboldt’s method of stepping along a coordinate axis [26]. 
For 0 = 1, Nr defines a line perpendicular to (6, ij) at a distance Au, from (VJ, I,). Assume that 
13 = 1 in Nr unless otherwise noted. Under appropriate hypotheses, the use of N = Nr ensures the 
nonsingularity of the Jacobian of (15) and (18) for small enough Au,, even at simple limit points 
[19]. N2 defines a circle of radius Aaj centered at (5, I,), which admits two solutions. N2 works 
for smooth (V, I) curves and small enough Auj [17] and is preferred for some latchup problems 
v31. 
The appropriate range of terminal voltage values [V-, V’] is given by the user. Additionally, 
our algorithms are more efficient when a current interval [I-, I+] that will contain all values of 
the terminal current I is given. These voltage and current bounds provide a natural scaling for 
the problem and can influence the performance of the continuation algorithm through the 
step-size selection algorithm (see (31), which is affected by the implicit scaling). Of course, tight 
current bounds may not be known a priori. 
Let us present one step of our continuation procedure. Let a solution point ( zj, 5.) for some uj 
be given; there is an associated current Ij. Also, let Auj be given. The unit tangent ( ij, <.) must 
then be computed. The chain rule and (13) gives 
(21) 
so ij and ij are defined in terms of known quantities and l$ Equations (17) and (21) then imply 
(22) 
where the sign is chosen to. increase u. These equations and (13) suffice to compute (ii, i,, c). 
Given ( zj, 7.) and (ii, Ii, F$), the new solution point can be predicted by 
'j+l,O ’ / \ 
I 
‘i ij ’ 
IjTl,O = Ij + AU, ij . (23) 
\ ?.,I,0 \ T, , q. I 
Here, Ij*+ 1,o is a predicted value used in the step-size selection algorithm, rather than 
'j+l,O = I( z~+~,~, vj+l,o). (Au, is small relative to the ( V, I) curve but not necessarily relative to 
the (V, z) curve.) A damped-Newton algorithm [6] is then applied to (15) and (18) with 
(zj+l,O, y+l,O ) as the initial guess; in particular, a step of this iterative procedure involves solving 
for Xj+l,k = (x,‘,l,,,l, Xj+r,k,2)T, with xj+l,k,l E R” and Xj+l,k,Z E R, in 
and then setting 
(24) 
(25) 
where the damping factor d, E IFi’ is selected so the new iterate reduces ]](f;r,l,k+l, Nj+l,k+l)T (1 m 
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(see [6,11] for some strategies to select dk). Scaling (25) so the diagonal elements are all equal to 
one helps the damped-Newton iteration. 
For a single static problem, A’+,,, is formed and then fi’+l,k~,+l,k = -f,+,,k is solved using 
sparse direct methods, which produces an LU factorization of A.‘+,,, [4]. It is natural then to 
solve (24) via block Gaussian elimination [17,10]: 
(1) Solve f,‘+l,kw = (a.h’av)j+l,k and f,“+l,k~ = -f/+l,k, 
(2) Set xj+l,k,2 = [-N,+l,k - (a2v/aZ)T+l,kyl/[(aN/a~/)j+,,k - <aN/aZ>~+l,kw12 
(3) Set xj+l,k,l =Y $- Xj+l,k,2W, 
which is motivated by 
= i3N T 
(-) 
j+l k(f/:l,k)-l 
a.2 , 
(%) j+l,k- ( %)~+l,k”‘l’k’p’( %)]+l,k 
This necessitates solving two linear systems involving f/‘+ l,k, but the sparse LU factorization of 
J;:l,k required dominates the computational cost; moreover, the w obtained in the final Newton 
iteration is needed in (13) and (21). (As in the transient case, chord or Newton-Richardson 
methods may be employed [6,4,27]. Near a limit point, deflated block elimination [lo] may help, 
although we have not found it necessary.) 
The Newton iteration is terminated when the following conditions are satisfied: 
ma[ II ‘#j+l,k II co, II “j+l,k II m] G ‘1, (26) 
Anj+l,k ‘P,+l,k 
max 
max(nj+l,k+*, l) mm( Pj+l,k+l, 1) iii 1 Gc2, m (27) 
11 .fj+l.k+l II 00 G ‘3, (28) 
where the division of vectors in (27) is componentwise. The difference between the voltage-cur- 
rent values predicted by (23) and the accepted voltage-current values is the error Sj+l, that is, 
(29) 
The Newton convergence is deemed slow if: (1) after two iterations, the damping factor d, in 
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(25) is small (say less than i); or (2) relations (26)-(28) are not all satisfied after a larger number 
(say 20) Newton iterations. 
The local truncation error of (23) obeys 
where the dots denote differentiation with respect to u. Our algorithm tries to satisfy 
II 'j+l II 2 G ‘4 (31) 
for a user-specified tolerance c4 relative to the scaling defined by [V-, V’] and [I-, I+] 
mentioned earlier. If the derivatives in (30) vary slowly from step to step, a trial value for Au,,, 
is given by 
Aoj*,i = min( ,/c,/6,,,, 2) Aaj, (32) 
where the new step size is limited to be no more than twice the previous value to avoid step-size 
oscillations. A restart is required if (31) is violated a posteriori (that is, after the step represented 
by (23), (15), and (18) is attempted), at which point (32) provides a new (reduced) value for a,,,. 
If the Newton iteration applied to (15) and (18) is judged to be slow (as described above), then 
AD,+1 + Au,/2 and the entire predictor-corrector step is restarted. 
The basic step-size selection scheme described above reacts to the local curvature of the 
solution and provides a natural step size in V unlike methods that take a fixed step in V. 
However, this approach is motivated by curve tracing and is less effective for the computation of 
limit points, where v = 0 and only a few solution probes are desired; moreover, the determina- 
tion of such points is crucial for CMOS latchup studies (see Section 4 and [13]). We will now 
describe a simple procedure that brackets and then refines a limit-point estimate. 
If limit points are anticipated, subsequent { Au,} k, j+ 1 values are forced to be no larger than 
half of the accepted Auj+,. When applied near a limit point, this effectively bisects a u interval 
and helps to bracket the limit point in the interval. Continuation steps are taken until two 
consecutive solution points (5, I,), (V,,,, I,,,) are found such that <.l$+i < 0, which implies 
that a limit point lies between them. Let p(I) be the Hermite cubic polynomial that interpolates 
(I,, 5) and (‘j+i, c+,) as well as the associated derivatives, (I,, C./i,) and (I,,,, ~+,/i,+,). 
One solution of dp/dI is (I,*,,,,, y.+2,0, J$+,,,) where <.+,,, is predicted to be zero and solving 
(18) yields Au,,, E (Au,, Au,,, ). The same cubic Hermite interpolation scheme is then used to 
predict zj+ 2,0. The Newton corrector then yields ( Ij+2, F$+2); if N = N1 is used, then 13 = 2 is 
appropriate since it amounts to enforcing current-boundary conditions. This root-bracketing 
procedure can be repeated to quickly isolate limit points [23,27]. ([27] surveys a number of 
limit-point algorithms.) 
More sophisticated step-size control mechanisms, which attempt to estimate the local conver- 
gence ball for Newton’s method or sense curvature in a more sophisticated way, might help in 
some instances [27]. Other possibilities include: 
(1) the use of a higher-order predictor; 
(2) a Newton damping strategy that interacts directly with the step-size selection procedure 
such as suggested recently by Bank and Mittelmann [l]. 
In CMOS latchup analyses (see Section 4 and [13]), there are extremely sharp nonlinear 
transitions with large essentially linear regions elsewhere, which presents great difficulties for 
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step-size control algorithms (as for initial-value problems for ordinary differential equations with 
sharp turning points). 
4. Computation of CMOS latchup limit points 
CMOS structures that exhibit latchup effects have S-shaped (V, 1) curves (see Fig. 3). The 
first limit point on the curve is the trigger point while the second one is the holding point. The 
response curve and its limit points have physical interpretations [13]. We will now discuss some 
specific examples, but refer the reader to [13] for a number of additional examples. 
4.1. Trigger-point computations 
Figure 3 shows the result of a trigger simulation using continuation for a twin-tub CMOS 
cross-section like that in Fig. 1. The external voltage was applied to the pt source/drain (see 
Fig. 4) which we call lateral triggering since the p+ serves as the emitter to the excited parasitic 
lateral pnp transistor Tl. A detailed discussion of this latchup phenomenon is presented in [13]. 
The continuation procedure was supplied with: voltage limits of O-2V; currents limits of 
O-5 rnA/pm; a continuation tolerance c4 = 5 X 10m3 (see (31)); and an initial step size Aa = 10P2. 
For this and all remaining computations discussed below, the tolerances appearing in (26)-(28) 
are set to: c1 = 10P5, Ed = 10P5, and c3 = lo-‘*, respectively. 
In the neighborhood of each limit point, the pseudo-length step size is small enough to resolve 
the large curvature; elsewhere, the step is appropriately larger. The augmenting equation was 
taken to be (19), although (20) performed nearly the same. Two restarts were necessary in the 
region near the first limit point due to slow Newton convergence. If these aborted steps had been 
Fig. 3. I-V characteristic for CMOS device computed with continuation using the lateral trigger configuration (Fig. 4) 
for the device in Fig. 1 (L, = L, = 4.5pm and an 8nm epitaxial layer). The boxes represent solution points. The 
curves were simulated using voltage limits of 0-2V; current limits of O-5mA/pm; a continuation tolerance 
cj = 5 x 10P3; and an initial step size Au0 = 10P2. 
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Fig. 4. Bias configurations and equivalent lumped circuit models for steady-state lateral trigger characterization. T, is 
the bipolar transistor being pumped directly and T2 is the opposite bipolar transistor; R, and R 2 are the base-emitter 
shunting resistors corresponding to T, and T2 respectively. 
completed using (19), then the resulting point would have been past the second limit point; 
equation (20) has the advantage of limiting the distance from the previous solution point. In any 
case, the adaptive procedure is more than an order of magnitude faster than its nearest 
competitor (which would enforce current boundary conditions at the terminal and take constant 
steps in 1). 
Of course, the object is to obtain the trigger point, rather than resolving the entire (V, I) 
curve. Hence, the limit-point procedures described near the end of Section 3 are used to extract 
the first limit point once the point is bracketed using the usual algorithm with a large c4 and 
ignoring conditions that would normally cause a restart. (The step size Auj is adjusted in the 
usual way.) 
Figure 5 shows 
bias configuration 
the results of a continuation trigger computation on the same structure and 
as that used to obtain Fig. 3. The code was supplied with: voltage limits of 
60 F 
0.66 0.68 0.70 072 074 076 078 080 
VP+ (volts) 
Fig. 5. Lateral trigger point computation for the device in Fig. 1 (L, = L, = 4.5pm and an 8pm epitaxial layer) using 
continuation. The solution points are represented by boxes, labeled to correspond with the index j in Table 1. The 
curves were simulated using voltage limits of 0-2V; current limits of 0%lOOpA/pm; a continuation tolerance 
~a = 5 x 10P3; and an initial step size AoO = 4~ 10m2. 
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Table 1 
Continuation results for lateral ( p+ ) trigger computation 
Newtons 
1 4.000 x lo-* 
2 5.983 x lo-* 
3 1.209~10~’ 
4 2.173 x10-r 
5 1.291 x10-’ 
6 1.052 x10-’ 
7 3.876x10-s 
‘j (PAI v,cv v; % AU,* 
5.879 0.7343 +3.672x10-’ 8.941 x 10-3 5.983x10-* 
11.75 0.7594 + 1.551 XlOK’ 4.895 x lop3 1.209~10~’ 
23.66 0.7845 +4.699x10-* 6.066 x 10 - 3 2.173 x10-l 
45.43 0.7790 -3.724~10~’ - _ 
30.13 0.7866 -4.768~10-~ ~ _ 
28.93 0.7866 +1.070x10~* - _ 
29.13 0.7866 -7.662~10-~ - _ 
0-2V; currents limits of O-lOO~AA/~m; a continuation tolerance Em = 2 x 10-2; and an initial 
step size Au, = 4 x lo-‘. Table 1 shows the step size Au,_, actually used, the number of Newton 
iterations, the p+ current and voltage (I,, V,), the voltage derivative <. (in the scaled coordi- 
nates), the error S,, and the next step size Au,* predicted by (32) for each of the labeled points 
(j) in the figure. Equation (19) was used as the augmenting condition, although again (20) 
produced similar results. 
Starting from a given initial point (VP = 0.7V), the step size is increased at a moderate rate 
(due to the size of the errors {S,} in comparison to the tolerance Ed) until bias point 4 where v 
changes sign. The remaining bias points are computed using the adjusted continuation method 
where the step size and predicted values are based on the local Hermite cubic interpolants 
described in Section 3. Interestingly, no restarts were performed due to slow convergence. 
Comparing these results to the trace of the entire curve (where 2 restarts were performed), the 
difference is in the scaling, which forces more points around the first limit point. A total of 31 
Newton iterations were required to obtain the trigger current to less than 1% accuracy; the 
voltage at the trigger point, generally not as much of interest as the current, is accurate to four 
decimal places two bias points earlier. Better overall performance might be possible as no 
attempt was made to optimize the supplied continuation parameters. (No singularity problems 
with the block elimination used to solve (24) were encountered at all, even though 1 li 1 < 10P4.) 
Fig. 6. Bias configurations and equivalent lumped circuit models for steady-state vertical trigger characterization. T, is 
the bipolar transistor being pumped directly and T2 is the opposite bipolar transistor; R, and R, are the base-emitter 
shunting resistors corresponding to T, and T, respectively. 
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0 
-I 5 -I 0 -05 00 0.5 10 15 20 25 
Fig. 7. 1-T’ characteristic for CMOS device computed with continuation using the vertical trigger configuration (Fig. 
6) for the device in Fig. 1 (I,, = L, = 4.5pm and an 8p.m epitaxial layer). The boxes represent solution points. The 
curves were simulated using voltage limits of O-2.5 V; current limits of 0-SmA/pm; a continuation tolerance 
c3 = 2 x 10K2; and an initial step size Au, = 10m2. E, and E, represent the characteristics that would be obtained 
experimentally using a forward and reverse current sweep respectively. 
Continuation can be applied analogously to obtain the n+ or uertical triggering characteristics, 
as defined by Fig. 6. Figure 7 shows the result of tracing the entire (V, I) curve for the same 
device structure as above. The code was supplied with: voltage limits of O-2.5 V; currents limits 
of O-5 mA/~mm, a continuation tolerance c4 = 5 x 10P3; and an initial step size Au,, = lo-*. This 
curve is multivalued in both I and V, implying that it cannot be traced with either pure voltage 
or current boundary conditions. Furthermore, there is an abrupt turn in the curve near the first 
limit point, shown in expanded detail in Fig. 8. Note that the curve is still smooth in this region, 
but that the relative sharpness implies increased computational difficulties before the limit point 
in the way of restarts. (The local smoothness of the curve was not apparent during the earlier 
computations presented in [13].) 
+ 
H’ 
0.99 
ITRIG 
lTRIG 
L 
1 
“TRIG “.YY3 VTR,G 
VIP 
Fig. 8. Magnified detail of first limit point in the I-V curve shown in Fig. 7. The boxes represent solution points, 
obtained by using extremely fine error tolerances. 
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Fig. 9. Vertical trigger-point computation for the device in Fig. 1 (L, = L, = 4.5pm and an 8~1.m epitaxial layer) using 
continuation. The solution points are represented by boxes, labeled to correspond with the index j in Table 2. The 
curves were simulated using voltage limits of 0-2.5V; current limits of O-5 mA/pm; a continuation tolerance 
es = 2 x 10P2; and an initial step size Aa0 = 4 x 10K2. 
The characteristic in Fig. 7 is difficult to verify experimentally, due to limitations imposed by 
typical measurement boundary conditions, i.e., current or voltage sources. However the overall 
shape of the curve and the dependence of the distance AI between the local current 
Table 2 
Continuation results for vertical (n+ ) trigger computation 
Newtons II (PA) “; (v) v; % AU,* 
8.000 x 1o-2 
1.600x10-’ 
7.378 x 1o-2 
1.476 x10-l 
2.951 x10-l 
1.476 x 10-l 
7.378X10K2 
3.689 x 1O-2 
1.845 x 1O-2 
1.845 x 1O-2 
9.223 x 1O-3 
4.611 x 1O-3 
2.306 x 1O-3 
1.153 x1o-3 
5.764~10-~ 
6 
7 
8 
5 
5 
(2) 
(2) 
(2) 
4 
4 
(2) 
(2) 
3 
(2) 
(2) 
3 
61.68 
208.3 
979.3 
1.343x10’ 
2.072 x 10 3 
2.254 x 10 3 
2.346 x lo3 
2.369 x lo3 
2.371 x lo3 
- 0.7974 
- 0.9838 
- 1.2420 
- 1.2738 
- 1.3306 
- 1.3438 
- 1.3498 
- 1.3508 
- 1.3509 
-9.498x10-r 
-9.008x10~1 
-1.961x10-’ 
- 1.621~10~’ 
-1.454X10P’ 
-1.392x10-’ 
-1.138x10-r 
+ 2.853 x 1O-2 
4.368 x 1O-3 
4.538 x 10-3 
9.405 x10-z 
1.8o5x1o-3 
1.213~10-~ 
9.392x10-s 
1.564x 1O-4 
1.027 x 1O-4 
8.000x10~’ 
1.600x10-’ 
7.378 x 1o-2 
1.476~10~’ 
2.951~10~’ 
7.378 x10-2 
3.689~10-~ 
9.223 x lop3 
_ 
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maximum/minimum (see Fig. 7) on structural parameters can be observed by tracing the curve 
with a current source in both the forward (Er) and reverse (En) directions. (A detailed 
discussion of the curve in terms of a circuit model is presented in [13].) 
Figure 9 and Table 2 show the result of a trigger-point computation using the algorithm 
described previously. The code was supplied with: voltage limits of O-2.5 V; currents limits of 
O-5 mA/pmm; a continuation tolerance eq = 2 X 10m2; and an initial step size Aa,, = 4 X 10P2. 
Again, no attempt was made to optimize performance in the selection of these parameters, and 
the line augmenting equation (19) was used. 
After both the first two bias points, the small error suggests an increased step size Au,; in each 
case, the increase was limited to a factor of two by (32). On the third bias point, the algorithm 
detects substantial curvature and attempts to cut back the step size by more than a factor of two. 
For curve-tracing applications, such a large error and cut in step size may have warranted a 
restart from point 3 with a smaller step size. The goal here is to quickly obtain the first limit 
point, not to trace the curve to a desired accuracy, so the algorithm simply continues on from 
point 4, using the smaller step size. 
After the third bias point, a second linear (V, I) regime is entered, leading again to increases 
in the step size. Unfortunately this linear behavior continues to within a small distance of the 
limit point itself. As a result, the continuation method repeatedly selects a step size Au, that will 
produce bias points past the second limit point. Due to slow Newton convergence, these cases 
result in restarts, shown in parentheses, always after 2 Newton iterations. Note that after cutting 
back the step size adequately, small errors are obtained after points 6, 7, and 8 ( = 10P4). With a 
continuation method designed for curve tracing, the step size would then have been increased (in 
fact by the maximum amount allowed), leading to another long series of restarts. For instance, 
bias point 6 was obtained by using a step size of approximately 0.037. The small resulting error 
suggested a step size for point 7 of approximately 0.074 but, since there was a restart in the 
Fig. 10. Two-dimensional potential contours (A# = 0.5 V) for two different biases in a vertical trigger simulation for a 
structure as in Fig. 1 but with a 14pm thick epitaxial layer. (The 14pm rather than 81J.m thickness accentuates the 
movement of potential barrier.) Plot (a) is for V,+ = 0 and (b) is for the trigger point. Both plots have the same IJ 
values for the equipotentials. 
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Fig. 11. Adaptively refined grid corresponding to the vertical trigger point and equipotential plot shown in Fig. 10(b). 
The equations have been solved to an accuracy of 0.075V in potential, and the grid consists of approximately 2000 
points. Note the movement of the grid between the deep pn junction and the n-n+ epitaxial layer boundary in 
comparison to the original grid shown in Fig. 2. 
computation of bias point 6 using a step size of 0.074, there is no reason to try the larger value. 
From this point on, the step size is limited to 0.037/2 as even a subsequent step of 0.037 would 
be expected to go off the end of the curve. The application of this bisection algorithm (see 
Section 3) avoids an extra 5 more restarts or about 10 extra Newton iterations (about 20%). Note 
that the strong nonlinear transitions are quite abrupt and localized with little deterioration in 
Newton convergence behavior except in a small neighborhood of a transition point, which makes 
step-size selection difficult. 
Finally, we have observed that the vertical triggering simulations, in particular, show a strong 
need for grid adaption, much more than that observed for lateral triggering and most other 
semiconductor device examples we have studied. This sensitivity arises from the relocation of the 
large potential barrier from the deep pn (tub to substrate) junction to the boundary between the 
n epitaxial layer and the nf substrate as the voltage on the n + contact is decreased (see Fig. 10). 
As a result of the original refinement on doping gradients, the initial grid has a large density of 
points at the deep pn junction boundary and hence at the potential barrier for biases down to 
approximately - 0.8 V. However as the bias is decreased further, the barrier moves into regions 
where the initial grid may be quite coarse. Without proper grid refinement in these regions, we 
have observed that the vertical trigger currents can be in error by as much as 30%. Figure 11 
shows the adaptively refined grid at the vertical trigger point corresponding to the equipotential 
plot in Fig. 10(b), using an error tolerance of 0.075 V. Note that in addition to the grid movement 
between the deep pn junction and the epitaxial boundary (compare to Fig. 2) the n+ source 
region has also been slightly unrefined due to the extreme forward bias. 
4.2 Holding-point computations 
We now consider the computation of the second limit point, the holding point. It is tempting 
to apply continuation, passing over the first limit point and extracting the second in a manner 
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voo (volts I 
Fig. 12. Holding-point computation for the device in Fig. 1 (L, = L, = 4.5pm and an 8nm epitaxial layer) using 
continuation. The solution points are represented by boxes, labeled to correspond with the index j in Table 3. The 
curves were simulated using voltage limits of 0-5V; current limits of O-50mA/pm; a continuation tolerance 
e3 = 2 x 10m2; and an initial step size Au, = 4~ lo-‘. 
analogous to that described above. However, such a simple approach is more computationally 
intensive than necessary [13]. Alternatively, consider tracing the (V, I) characteristic in reuerse, 
coming down from a point in the high-current regime rather than starting at zero bias. The 
difficulty in applying this idea is in cheaply obtaining an appropriate initial solution point. A 
physically motivated initial guess strategy was presented in [13], which seems to guarantee that 
the Newton iteration converges to a high-current solution point beyond the second limit point. 
Table 3 
Continuation results for holding-point computation 
j Ao;-1 Newtons rj(mA) v,<v> < 4 Aej* 
1 4.ooox1o-2 5 35.03 4.906 -4.798x10-’ 1.668 x 1o-4 8.OOOx1O-2 
2 8.000~10-~ 4 31.52 4.714 -4.957 x 10-r 6.787x10-’ 1.600x10-’ 
3 1.600x10-’ 5 24.63 4.308 -5.333x10-l 2.158~10-~ 3,200x10-’ 
4 3.200x10-’ 6 11.59 3.381 -6.419x10-’ 1.764x 1O-2 3.408 x10-l 
5 3.408x10-’ (2) 
1.704x10-’ 6 5.230 2.814 -6.784x10-’ 5.394X10P3 3.281 XlOW’ 
6 8.519 x lop2 (2) 
4.260 x 1O-2 5 3.628 2.674 - 6.253 x 10-l 1.116~10-~ 8.519~10-~ 
7 2.13Ox1O-2 5 2.716 2.619 -2.624x10-’ 2.823 x 1O-3 4.260~10-~ 
8 2.130~10-~ 8 1.903 2.687 +5.374x10-’ - _ 
9 8.4OOxlO~’ 4 2.498 2.616 +8.937~10-~ - _ 
10 6.393~10-~ 3 2.550 2.616 -1.344x1o-2 - - 
11 1.701 x 1o-4 3 2.546 2.616 -5.452~10-~ - _ 
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Fig. 13. Adaptively refined grid corresponding to the holding point for the structure used to generate Figs. 10 and 11. 
The equations have been solved to an accuracy of 0.075 V in potential, and the grid consists of about 1560 points. 
Continuation can then be applied in conjunction with the limit point-finding algorithm. Figure 
12 and Table 3 show the result for the same device structure used to generate the triggering 
examples. The code was supplied with: voltage limits of O-5 V; currents limits of O-50 mA/pm; 
a continuation tolerance c4 = 2 X lo-*; and an initial step size Aa, = 4 x lo-*. As above, the 
selection of these parameters was somewhat arbitrary, and as illustrated by the rapid increase in 
the step size from its initial value, the performance of the method has therefore not been 
optimized. Additionally, (20) was used this time as opposed to (19); (19) required one more 
restart near the limit point and was otherwise equivalent. As with the triggering simulations, the 
bisection algorithm plays an important role, as the bias points immediately preceding the limit 
point are in a linear (V, 1) regime. As before, a good estimate for the voltage at the limit point, 
V,, is available sooner than the estimate for the current, I,. Since generally a device designer is 
much more interested in the holding voltage than the holding current, the simulation might be 
terminated somewhat earlier (say after bias point 9) using a condition on the change in terminal 
voltage. 
As with the vertical trigger point, we have found it important to use grid adaption in 
conjunction with holding-point computations. Figure 13 shows the grid obtained for the holding 
point of the same device used to generate the grid in Fig. 11. Note that both the n+ and p+ 
source regions are now forward biased and hence been unrefined. Further, most of the top half 
of the device is now flooded with carriers so that the deep pn junction boundary is meaningless, 
and a large potential barrier now exists along the entire epitaxial interface. 
5. Conclusions 
In this paper, algorithms for analyzing static CMOS latchup characteristics have been 
presented. These algorithms make detailed static characterizations of transistor and more 
complicated CMOS structures possible [13] and are much more efficient than previous transient 
approaches [22,4]. In addition, we have found that the continuation algorithms should be 
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combined with grid-adaption techniques to ensure precise determination of limit points. The 
main difficulty in applying continuation to CMOS latchup problems arises from isolated abrupt 
nonlinear transitions. Moreover, since many devices are functions of a number of voltage inputs, 
a multidimensional continuation procedure (for example, see [28]) would be a natural extension 
of this work. 
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